In this paper simultaneous optimization of 4.5-5.5V N and PMOS devices, 20-30V NLDMOS and NPN and PNP bipolar devices in a 0.25 µm Smart Power Technology for portable wireless and consumer applications is discussed.
INTRODUCTION
There has been an increasing trend to replace the multi-cell Ni-based battery with a single-cell Li-ion battery in portable communication products due to Li's superior energy density [1] . This has driven the workhorse analog/power device voltage tier from ~ 7V [2, 3] down to ~ 4.5-5.5V allowing battery charger headroom above 4.2V maximum Li cell voltage. Additionally, there are occasional requirements to support much higher voltages in a portable power management depending on its external interfacing requirements or potentially integrated NVM (NonVolatile Memory) circuitry. Thus, 20-30V devices are still required. As the gap for required voltage between low and high voltage devices widens, the increasing conflict in well profiles makes integration of these devices in a single-technology platform in a costeffective manner increasingly difficult. This paper reports simultaneous optimization of ultra-low resistance 4.5-5.5V N and PMOS, 20-30V Resurf NLDMOS, and high performance NPN and PNP bipolar devices in a 0.25µm smart power technology using only two designated wells in addition to existing logic wells. RA (Rds.on × area) of 4.5V(drain to source) NMOS is 3 mΩ.mm 2 with minimum DIBL (drain induced barrier lowering), HCI (hot carrier injection) or other undesirable short channel effects. The 39V NLDMOS device is 26 mΩ.mm 2 , which is the best-reported data in the literature [4] . Figure. 1 shows cross-sections of the 4.5-5.5V self-aligned N and PMOS, NPN bipolar, PNP bipolar and high voltage NLDMOS devices. The P well forms the well for NMOS, base for the NPN and the body for the NLDMOS. The source/drain implants are shared by all MOSFETs and CMOS logic devices. Likewise, the N well forms the well for the PMOS, base and collector for the PNP and drift region for the NLDMOS. The minimum feature size of this technology is 0.25 µm. Dual gate oxide module is used since the oxide for the logic device is too thin for the 4.5-5.5V and 30V devices. The thick oxide thickness is chosen to ensure long-term oxide reliability and good on-state device performances. The N and P wells are implanted after all major thermal steps to minimize the profile spreading under high temperature, since precise control of doping profile on the surface and sub-surface is critical to obtain low Vth (threshold voltage), minimize DIBL and other short channel effects. 
DEVICES and PROCESS

RESULTS and DISCUSSIONS
The most important consideration in this technology is to optimize 4.5-5.5V self-aligned medium voltage analog/power N and PMOS devices so that ultra-low RA is realized at minimum channel length. In addition good analog characteristics are obtained at required longer channel length. The design considerations for these devices are significantly different from CMOS logic devices due to the highvoltage and analog operation requirements. One of the key requirements for the medium voltage device optimization is to obtain low device leakage current especially for PMOS device. Excess device leakage current will not only pose heavy current drain and reduce battery operating time for a portable system, but could potentially result in circuit malfunctioning under certain conditions. An important class of circuits for portable products is the linear Low Drop Out (LDO) Regulators. Fig. 2 shows a simplified topological is due to device sub-t engineering with addition of one more mask step. of linear Low Drop Out (LDO) Regulators atic highlighting the large PMOS pass de which is the output driver of choice for LDO Regulators in a smart power process. For current drive capability in the hundreds of mA, this PMOS device tends to be very large in size. The device leakage can be appreciable proportions due to the large device size. Modern LDO designs for quiescent current consumption optimization require extremely light currents at no-load conditions. Fig. 2 shows that the biasing current can be split as Iq1 (which biases the LDO error amplifier) and Iq2 (which is the feedback path through the dividing resistor network). When external loading is completely removed, the only consumption path on the output of the LDO Regulator is through the feedback resistor string. If Iq2 has been reduced to a level below the PMOS leakage current under no-load conditions, loss of regulation will occur. This occurs because the device leakage will flow even if the PMOS is driven to a Vgs=0 state, and there is inadequate current sink capability anywhere in the system to consume the excess current.
One source of the leakage current hreshold current since these devices are often operated at gate to source voltage of 1.8 to 2.7V nodes and low threshold voltage is essential. The subthreshold slope has been well optimized to 87 and 90 mV/decade for N and PMOS, respectively, to minimize the sub-threshold current. Another source of the leakage current is due to GIDL (gate-induced drain leakage) caused by BTBT (Band-To-Band Tunneling). The relatively thin oxide required for low threshold voltage only exacerbates the problem. Fig. 3 shows the medium voltage 5.5V PMOS device off-state leakage as a function of drain voltage at 25°C and 125°C for a device width of 25µm. At low operating drain voltage, the leakage current for the minimum channel length PMOS with low Vth is governed by sub-threshold leakage current. At higher drain voltage of 5.5V, the low Vth device leakage becomes dominated by BTBT. An obvious possibility would be to reduce the substhreshold component of the leakage by increasing the Vth. This is typically done in low-leakage low-voltage CMOS processes [6] . The measured results for the PMOS device with higher Vth (500mV higher) do indeed show a reduction in the leakage current at low drain voltages (~ 2V) by one order of magnitude at 125°C. However, at higher drain voltages the leakage current is even higher than that of the low Vth device! This is because high well surface concentration creates higher electric field under the gate and hence increases BTBT current. Depending on applications, there is a very delicate balance between on-state performance at low gate voltage and off-state leakage current. An alternative solution, which is not discussed here, is to reduce the BTBT leakage by proper drain profile L induced device leakage may beco er ted to optimize the implant condition at the silicon surface and 0.2 -0.3 µm below the surface so that the resulting surface profile produces required low threshold voltage with minimum DIBL. These efforts have yielded ultra-low on-resistance at low gate voltage and minimum DIBL effect for the minimum gate length devices as seen in Fig. 4 and 5 . RA is 8.9 and 30 mΩ.mm 2 for the 4.5V NMOS and 5.5V PMOS at gate voltage of 1.8V, and 3.0 and 10.6 mΩ.mm 2 at a gate voltage of 5.5V. DIBL for 4.5V NMOS and 5.5V PMOS is about 11mV/V for minimum gate length devices at ∆Vd = 4.5 and 5.5V respectively. Th device r ion of the HCI [5] . The NMOS devices are typically used in the on-chip switc e voltage rating of the self-aligned NMOS equires a careful considerat h mode power supplies where high-efficiency requirements drive the need for low RA. Hence, aggressive channel length reduction for this device is necessary without compromising HCI limitations. The NMOS device is stressed in worst HCI condition at gate voltage of about half the drain voltage. Fig. 6 shows that for a device with minimum gate length of Lg1 at operating voltage of 4.5V, the drain current reduces about 1.8% after 1000 seconds of worst-case stress, which has been shown to be in accordance with long-term reliability requirements using the industry standard evaluation method. When stress voltage is increased to 5.5V, drain current reduces by about 17% for the same gate length, which is unacceptable. For that reason, the gate length for 5.5V device has been increased to Lg2 for NMOS devices. This has resulted in the reduction of drain current to 3.8% after 1000 seconds of worst-case stress. The RA of the 5.5V NMOS is increased by 150% compared to 4.5V NMOS device.
The desire for high doping concentration on the surface for N-well to reduce DIBL and other shortchannel effects make the design of high voltage NLDMOS device very challenging. To achieve high voltage, field drift NLDMOS structure has been adopted. The difference in total dose for the N-Well in the active and under the field makes the use of the well in both high and low voltage devices possible. Moreover, the double Resurf principle has been used in the device design so that drift region electric potential has been pushed away significantly from the source to achieve the maximum voltage (Fig. 7) . As a result, 39V breakdown voltage has been realized with RA of only 26 mΩ.mm 2 at a gate voltage of 5.5V (Fig. 8 ). The bo profile has been tailored to achieve hi performance of the NPN and P ttom part of the N and P-well gh NP devices. The P well has been implanted using same species since it is also used as a body of the NLDMOS as well as well for the NMOS. In those cases, low sheet resistance of the P well is importance for ruggedness of the NMOS and NLDMOS devices.
On the other hand, The N well is implanted using N and P implant in a single chain. This approach provides maximum depletion for the NLDMOS device for high breakdown, while a higher well sheet resistance is acceptable since this well is only used in PMOS device where devices are usually quite robust. As a result, excellent bipolar performance is achieved with Beta of 116 and 25 (Fig. 9) and Vaf of 132 and 24V for the NPN and PNP, respectively. ig. 9 C rren fo PN and SUMMARY ding only two MOS and NPN and PNP bipolar devices have been integrated in a 0.25 µm smart power technology for portable wireless and consumer applications. Ultralow on-resistance has been realized for 4.5-5.5V devices with minimum DIBL effect. Low PMOS device leakage as well as acceptable margin for NMOS HCI effect has been achieved. The 30 NLDMOS device is realized with best in class RA product.
